

00E080" 0E8TE960

APPLICATION FOR
UNITED STATES LETTERS PATENT
SPECIFICATION

Inventors: Yusuke Kohyama
Takashi Ohsawa
Shizuo Sawada

Title of the Invention:

STACKED CAPACITOR-TYPE SEMICONDUCTOR STORAGE
DEVICE AND MANUFACTURING METHOD THEREOF

Background of the Invention

us. A¹ D

1. Field of the Invention

The present invention relates to a cell structure of dynamic RAM (i.e. DRAM), for example, more specifically, a STC (Stacked Capacitor)-type semiconductor storage device in which a memory cell capacitor is formed above a bit line so as to be self-aligned with the bit line, and relates to a manufacturing method thereof.

2. Description of the Related Art

Recently, a semiconductor storage device, particularly, ⁹ DRAM has been integrated greatly. Accordingly, a percentage of a unit storage element is showing a tendency to further increase. For this reason, a three-dimensional memory cell capacitor and a three-dimensional memory cell transistor are indispensable for obtaining enough capacity (not less than 20 fF) to read/write. As a result, a cell structure using a trench-type capacitor or STC-type capacitor is generally used.

In addition, in the cell using the STC-type capacitor, a technique for forming a memory cell capacitor so that it is self-aligned with a bit line is important to greater-scale integration. As a method of manufacturing the conventional STC-type capacitor, ^{is suggested 95} ~~there suggests~~ a memory cell [^] described in, for example, M. Fukumoto et al., "Stacked capacitor cell technology

2

00631830-030300

exposed in the storage node contact 56.

If the storage node contact pattern 205 shown in FIG. 13 is not aligned with the bit line pattern 204, the following problems arise. As shown in FIG. 15A, when the storage node contact 56 is formed, the bit line 54 is exposed from the first and second inter-layer insulating films 53 and 55. In this state, as shown in FIG. 15B, the HTO film 57 is deposited on the whole surface, the whole surface is etch-backed by the RIE method. Then, as shown in FIG. 15C, the side wall spacer 58 is formed in the storage node contact 56 so as to be on the bit line 54 and the side wall of the second inter-layer insulating film 55. However, since a part of the bit line 54 is exposed from ¹~~an~~ gap of the side wall spacer 58, the storage node, not shown, which is formed later and the bit line 54 are short-circuited.

In addition, when the whole surface of the HTO film 57 is etch-backed, since the HTO film 57 and the second inter-layer insulating film 55 are made of silicon oxide, sufficient selectivity cannot be obtained. Therefore, it becomes difficult to control thicknesses of the insulating film on the bit line 54 and the second inter-layer insulating film 55.

Furthermore, when the storage node contact 56 is formed, since a contact opening and a contact gap are minute, it is difficult to form a resist pattern.

Moreover, the storage node contact 56 does not have a desired shape, i.e. square shape, and as shown by broken lines in FIG. 13, it has a circular shape. The circular shape has a diameter which is a minimum dimension of the diameter when the storage node contact 56 is inscribed in a square pattern. The contact area decreases, thereby increasing contact resistance. Moreover, since the storage node contact 56 reaches the semiconductor substrate 51, an aspect ratio becomes large. As a result, ^{yield}~~yielding~~ of the contact opening is not efficient, and thus it is difficult to plug up the storage node.

Summary of the Invention

It is an object of the present invention to provide a semiconductor storage device which is capable of preventing a short-circuit of a contact and a wiring, forming the contact so that the contact is self-aligned, and securely controlling a thickness of a film formed on the wiring, forming a fine contact with ^{an excellent yield}~~excellent yielding~~ of an opening of the contact, and filling up the contact, and relates to a manufacturing method thereof.

In order to achieve the above object, a semiconductor storage device of the present invention ^{comprising}~~comprising~~:

a first insulating film formed on a semiconductor substrate;

first and second wirings arranged on the first insulating film at a predetermined interval, the first and second wirings composed of a conductive film, and a second insulating film on the conductive film;

5 a contact hole formed between the first and second wirings, and on the first insulating film between the first and second wirings; and

10 a third insulating film formed in the contact hole, the third insulating film being formed at least on a side wall of the conductive film and a side wall of the first insulating film.

4 In addition a method of manufacturing a semiconductor storage device ^{Comp 1845} comprising the steps of:

15 forming a first insulating film on a semiconductor substrate;

forming a conductive film on the first insulating film;

forming a protective film on the conductive film; etching the protective film and conductive film

20 locally and forming first and second wirings;

forming a second insulating film between the first and second wirings;

25 etching the second insulating film and first insulating film locally by using the protective film as a mask and forming a contact hole between the first and second wirings; and

forming a third insulating film at least on a side

wall of the conductive film and on a side wall of the first insulating film in the contact hole.

Brief Description of the Drawings

5 The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention and, together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.

4 FIGS. 1A through 1D are cross-sectional views which show ⁹₁ first embodiment of the present invention, more specifically, the step of manufacturing of a semiconductor device;

15 FIGS. 2A through 2C are cross-sectional views which show ⁹₁ second embodiment of the present invention, more specifically, the step of manufacturing of a semiconductor device;

4 FIG. 3 is a plan view which shows a mask pattern which is applied to third embodiment of the present invention;

FIGS. 4A through 4C show the third embodiment of the present invention, more specifically, they are cross sectional views taken along a line 4-4 in FIG. 3;

25 FIG. 5 is a plan view which shows a mask pattern which is applied to fourth embodiment of the present invention;

FIGS. 6A through 6J show the steps of
manufacturing ^{according to} the fourth embodiment of the present
invention, more specifically they are cross-sectional
views taken along a line 6-6 in FIG. 5;

FIGS. 7A through 7G show the steps of
manufacturing ^{according to} the fourth embodiment of the present
invention, more specifically they are cross-sectional
views taken along a line 7-7 in FIG. 5;

FIGS. 8A and 8B show the steps of manufacturing ^{according to}
the fourth embodiment of the present invention, more
specifically they are cross-sectional views taken along
a line 8-8 in FIG. 5;

FIGS. 9A through 9E show the steps of
manufacturing ^{according to} the fourth embodiment of the present
invention, more specifically they are cross-sectional
views taken along a line 9-9 in FIG. 5;

FIGS. 10A and 10B are cross-sectional views which
show the steps of manufacturing ^{according to} fifth embodiment of the
present invention;

FIGS. 11A through 11C are cross-sectional views
which show the steps of manufacturing ^{according to} sixth embodiment
of the present invention;

FIG. 12 is a cross-sectional view which shows
seventh embodiment of the present invention;

FIG. 13 is a plan view which shows a conventional
memory cell;

FIGS. 14A through 14C show the steps of

8

09631830-080300

manufacturing the conventional memory cell, more specifically, they are cross-sectional views taken a line 14-14 in FIG. 13; and

FIGS. 15A through 15C are cross-sectional views witch show problems of the conventional memory cell.

Detailed Description of the Preferred Embodiments

The following describes embodiments of the present invention ^{w/} reference to the drawings.

FIGS. 1A through 1D show the first embodiment of the present invention. As shown in FIG. 1A, a first insulating film 1 made of silicon oxide is formed on a semiconductor substrate 11. A conductive film 2, such as tungsten (W), a second insulating film 3 made of silicon oxide, and a third insulating film 4 made of silicon nitride are formed on the first insulating film 1. Thereafter, the third insulating film 4, the second insulating film 3 and the conductive film 2 are patterned by using a desired wiring pattern so that a wiring L is formed.

Next, as shown in FIG. 1B, a fourth insulating film 5 made of silicon oxide is deposited on the whole surface, and the surface is planarized by the CMP (Chemical Mechanical Polishing) method. As shown in FIG. 1C, a photo-resist 6 is formed on the fourth insulating film 5 by using a desired contact hole pattern. The fourth and first insulating films 5 and 1 are etched by the RIE method under an etching condition

09631830-080300

that a selectivity to the fourth and first insulating films 5 and 1 and the third insulating film 4 is high, and then a contact hole CH is formed.

5 Next, the resist 6 is removed, and the fifth insulating film 7 is deposited on the whole surface. The fifth insulating film 7 is etch-backed by the RIE method, and as shown in FIG. 1D, a side wall spacer 7a composed of the fifth insulating film 7 is formed on a side wall of the contact hole CH. The side wall spacer 10 7a is formed on side walls of the first insulating film 1, the conductive film 2, the second insulating film 3, the third insulating film 4 and the fourth insulating film 5.

15 Since the conductive film 2 is protected by the third insulating film 4, at the timing of etching it by the RIE method, even if alignment is not obtained on a mask, the conductive film 2 is not exposed. Therefore, even when a conductive layer is formed in the contact hole CH,⁴ short-circuit between the conductive film 2 4 and the conductive layer can be prevented.

20 FIGS. 2A through 2C show⁴ second embodiment of the present invention. Here, the parts described in the first embodiment are indicated by the same reference numerals. The manufacturing steps up to the formation 25 of a desired wiring L are the same as the first embodiment. After the wiring L is formed, the fourth insulating film 5 is deposited on the whole surface,

and as shown in FIG. 2A, the surface of the fourth insulating film 5 is planarized by the CMP method. At this time, the fourth insulating film 5 is planarized with the upper surface of the third insulating film 4 by using the third insulating film 4 ~~is used~~ as a stopper of CMP.

Next, the photo-resist 6 is formed by using a desired contact hole pattern. As shown in FIG. 2B, the fourth and first insulating films 5 and 1 are etched by the RIE method under the etching condition that the selectivity to the fourth and first insulating films 5 and 1 and the third insulating film 4 is high. Then, the contact hole CH is formed.

After the resist 6 is removed, the fifth insulating film 7 is deposited on the whole surface. When the whole surface of the fifth insulating film 7 is etch-backed by the RIE method, as shown in FIG. 2C, the side wall spacer 7a composed of the fifth insulating film 7 is formed on the side wall of the contact hole.

Also in this embodiment, the conductive film 2 is protected by the third insulating film 4. For this reason, at the time of etching by the RIE method, even if the alignment is not obtained on a mask, the conductive film 2 is not exposed. Therefore, even when a conductive layer is formed in the contact hole CH, the short-circuit between the conductive film 2 and the conductive layer can be prevented. Moreover, since

a thickness of the insulating film on the conductive film 2 is defined by the thicknesses of the second and third insulating films, controllability is satisfactory.

In the first and second embodiments, the material of the fifth insulating film 7 is, for example, silicon nitride film, silicon oxide film, or a composite film of a silicon nitride film and a silicon oxide film. A dielectric constant of the fifth insulating film 7 is set smaller than a silicon nitride film.

FIGS. 3 and 4A through 4C show a third embodiment of the present invention, and the parts described in the first and second embodiments are indicated by the same reference numerals. In FIGS. 4A through 4C, the semiconductor substrate is omitted. As shown in FIGS. 1A and 2A, the manufacturing steps up to the formation of the wiring L are the same as the first and second embodiments. The wiring L is formed by using a strip-like wiring pattern 8 shown in FIG. 3. Thereafter, the fourth insulating film 5 made of silicon oxide is deposited on the whole surface, and as shown in FIG. 4A, the fourth insulating film 5 is planarized with the upper surface of the third insulating film 4 by the CMP method.

Next, the photo-resist 6 shown in FIG. 4B is formed by using a linear/space contact hole pattern 9 which intersects perpendicularly to the wiring pattern 8 as shown in FIG. 3. Then, the fourth and first

insulating films 5 and 1 are etched by the RIE method under the etching condition that the selectivity to the fourth and first insulating films 5 and 1 and the third insulating film 4 is high, and a contact hole is formed between the wirings.

Next, the resist 6 is removed, and the fifth insulating film 7 is deposited on the whole surface. Then, the fifth insulating film 7 is etch-backed by the RIE method so that, as shown in FIG. 4C, the side wall ^{space} 7a is formed in the contact hole CH by the fifth insulating film 7. The widths of wiring pattern 8 and the contact hole pattern 9 are set to a minimum dimension which is defined by the design rule.

In this embodiment, since the conductive film 2 is protected by the third insulating film 4, at the time of etching by the RIE method, even if the alignment is not obtained on the mask, the conductive film 2 is not exposed. Therefore, even when a conductive layer is formed in the contact hole CH, the short-circuit between the conductive film 2 and the conductive layer can be prevented. Moreover, since the thickness of the insulating film on the conductive film 2 is defined by the thickness of the second and third insulating film, controllability is satisfactory. Moreover, since the contact hole pattern 9 has a linear/space shape, the contact hole can be easily formed. Further, when the linear/space contact hole pattern is used, the contact

hole has a square shape whose side has a minimum dimension defined by the design rule. Therefore, since the contact hole does not have a circular shape which is inscribed in a square shape having a minimum dimension side unlike the conventional manner, the contact area can be made larger, thereby decreasing the contact resistance.

The following describes ⁹fourth embodiment of the present invention ^{with} ~~on~~ reference to FIG. 5, FIGS. 6A through 6J, FIGS. 7A through 7G, FIGS. 8A and 8B, and FIGS. 9A through 9E. The fourth embodiment relates to a case where the present invention is applied to a method of manufacturing the STC-type DRAM cell.

FIG. 5 is a plan view which shows a mask pattern applied to the fourth embodiment, and FIGS. 6A through 6J, FIGS. 7A through 7G, FIGS. 8A and 8B, FIGS. 9A through 9E show the steps of manufacturing ^{according to} the fourth embodiment. Namely:

FIGS. 6A and 7A show the first step;
FIGS. 6B and 7B show the second step;
FIGS. 6C and 7C show the third step;
FIGS. 6D and 7D show the fourth step;
FIGS. 6E and 7E show the fifth step;
FIGS. 8A and 7F show the sixth step;
FIGS. 8B and 7G show the seventh step;
FIGS. 6F and 9A show the eighth step;
FIGS. 6G and 9B show the ninth step;

FIGS. 6H and 9C show the tenth step;

FIGS. 6I and 9D show the eleventh step; and

FIGS. 6J and 9E show the twelfth step.

In FIG. 5, 101 represents an element separating
5 pattern for forming an element separating region, 102
9 represents a gate electrode ^{pattern} ~~pattern~~ for forming a gate
electrode, 103 represents a plug pattern for forming
a plug, 104 represents a bit line contact pattern for
forming a bit line contact, 105 represents a bit line
10 pattern for forming a bit line, 106 represents a
storage node contact pattern for forming a storage node
contact, and 107 represents a storage node electrode
pattern for forming a storage node electrode.

As shown in FIGS. 6A and ^{7A} ~~7C~~, an element separating
15 oxide film 12 is formed on the semiconductor substrate
11 by using the STI (Shallow Trench Isolation)
technique and using the element separating pattern 101
show in FIG. 5 as a mask.

Next, a gate oxide film, not shown, is formed on
20 the semiconductor substrate 11. As shown in FIGS 6B
and 7B, an N-type polysilicon film 13, a tungsten
9 ^{silicide} ~~silicide~~ film 14 and a silicon nitride film 15 are
deposited on the gate oxide film in this order.
Thereafter, the silicon nitride film 15 and the
25 tungsten silicide film 14 and the N-type polysilicon
film 13 are patterned by using the gate electrode
9 pattern 102 shown in FIG. 5, and ⁹ ~~an~~ MOSFET gate

4

10

25

by using the CMP method and using the silicon nitride film 15 and the BPSG film 18 as a stopper. At the same time, a plug 21a is formed in the contact hole 20 by the N-type polysilicon film 21.

5 As shown in FIG. 8A and 7F, a BPSG film 22 is deposited on the whole surface, and a contact hole 23 is formed by using the bit line contact pattern 104 shown in FIG. 5. The position of the contact hole 23 corresponds to the aforementioned contact hole 20.
10 Next, a tungsten film 24 is selectively grown on the exposed N-type polysilicon thin film 21 so that the contact hole 23 is plugged up with the tungsten film 24.

15 A glue layer, not shown, is formed on the whole surface, and as shown in FIGS. 8B and 7G, a tungsten film 25, a silicon oxide film 26 and a silicon nitride film 27 are deposited in this order. Therefore, the silicon nitride film 27, the silicon oxide film 26, the tungsten film 25 and the glue layer are patterned by
20 using the bit line pattern 105 shown in FIG. 5 so that a bit line BL connected to the plug 21 is formed.

25 Next, as shown in FIG. 6F and 9A, a silicon oxide film 28 is deposited on the whole surface, and the surface of the silicon oxide film 28 is planarized by using the CMP method and using the silicon nitride film 27 as a stopper. Then, a resist 29 is applied to the whole surface, and as shown in FIG. 6G, an etching mask

29a is formed by using the lithography method and using the storage node contact pattern 106 shown in FIG. 5. Thereafter, the silicon oxide film 28 is etched by using the RIE method and using the etching mask 29a and the silicon nitride film 27 as a mask. The etching condition in this case is such that the selectivity of the silicon oxide film 28 and the silicon nitride film 27 is high. With this step, a contact hole 30 is formed so as to be self-aligned with the bit line BL.

After the resist 29 is removed, as shown in FIGS. 6H and 9C, a silicon oxide film 31 is deposited on the whole surface. Thereafter, a side wall spacer 31a composed of the silicon oxide film 31 is formed on the side wall of the contact hole 30 by using the etch-back method. As shown in FIGS. 6I and 9D, an N-type polysilicon film 32 is deposited on the whole surface, and the surface of the N-type polysilicon film 32 is planarized by using the CMP method and using the silicon nitride film 27 and the silicon oxide film 28 as a stopper. At the same time, a plug 32a is formed in the contact hole 30 by the N-type polysilicon film 32.

Next, as shown in FIGS. 6J and 9E, a ruthenium film 33 is deposited on the whole surface by the sputtering method, and it is patterned by using the storage node electrode pattern 107 shown in FIG. 5. Thereafter, a high dielectric film such as a BST

9 (Barium Strontium Titanate) film 34 and a ruthenium
film 35 are deposited on the whole surface, and a
storage capacitor is formed. Then, a wiring layer,
etc., not shown, is formed by a ^{known}~~new~~ method, and thus
5 the DRAM is finished.

10 In accordance with the fourth embodiment, in the
STC-type DRAM cell, the bit line is protected by a
silicon nitride insulating film. For this reason, even
if the storage node contact pattern is not aligned with
the bit line pattern, exposure of the bit line can be
prevented at the time of etching. Moreover, since the
insulating film on the bit line is defined by its
thickness, the controllability is satisfactory.

15 In addition, since the storage node contact
pattern has a line/space shape, the storage node
contact can be prevented from becoming round, thereby
making it possible to make the shape of the storage
node contact a square whose side has a minimum
dimension. Therefore, the contact area can be made
20 large, thereby decreasing the contact resistance.

4 25 In addition, since the storage node contact does
not reach the substrate and it is connected to the
source/drain domain through the conductive plug, an
aspect ratio can be lowered. Therefore, the storage
node can be easily plugged up, and thus the ^{yield}~~yielding~~ of
the contact opening can be improved.

Furthermore, when the silicon oxide insulating

film is used as the side wall spacer, the capacity of the bit line can be prevented from increasing, thereby increasing ^{the} ~~a higher~~ operating speed and decreasing current consumption.

4 5 FIGS. 10A and 10B show ⁹ fifth embodiment of the present invention. Here, the parts shown in FIGS. 1A through 4C are indicated by the same reference numerals, and only parts not shown in FIGS. 1A through 4C are described. In the second and third embodiments, 10 the second insulating film 3 and the third insulating film 4 (in the fourth embodiment, the silicon oxide film 26 and the silicon nitride film 27) are provided on the conductive layer 2. The material of the third insulating film 4 (in the fourth embodiment, the 15 silicon nitride film 27) has the following conditions:

(1) when the silicon oxide film is subject to RIE, the selectivity with the silicon oxide film is large;

(2) when the silicon oxide film is subject to CMP, the selectivity with the silicon oxide film is large;

20 (3) when the plug is subject to CMP, the selectivity with the plug is large; and

(4) an insulating film.

However, as mentioned above, the third insulating film 4 (in the fourth embodiment, the film 27) is 25 composed of the silicon nitride film. The silicon nitride film has a large capacity and decreases the speed of signal transfer through the wiring.

Therefore, it is desirable to remove the silicon nitride film.

Therefore, in the fifth embodiment, when the fifth insulating film 7 is etch-backed, the etching time is made slightly longer, and as shown in FIG. 10A, the fifth insulating film 7 formed on the side wall of the third insulating film 4 is removed. Thereafter, as shown in FIG. 10B, the third insulating film 4 is removed by the process using thermal phosphoric acid.

The same effects as the first through fourth embodiments can be obtained in the present embodiment, and ^{decrease}~~decrease~~ the speed of signals transfer through the wiring can be obtained. In such a manner, when the third insulating film is removed, the above-mentioned conditions (3) and (4) are not necessary. The present embodiment explains the case of the silicon nitride film, but a conductive film such as polysilicon may be used.

FIGS. 11A through 11C show ⁹~~6~~ sixth embodiment of the present invention. In the first through fifth embodiments, the third insulating film 4 is provided on the second insulating film 3, but a conductive film can be provided on the second insulating film 3 as long as the conditions (1) and (2) are satisfied. In the sixth embodiment, a polysilicon film 41 is provided on the second insulating film 3. Since the polysilicon film 41 has a higher selectivity with the silicon oxide

film, like the first through fourth embodiments, when the silicon oxide film 5 is etched, the wiring can be protected. However, since the polysilicon film 41 has conductivity, it should be removed in order to avoid a short-circuit with another film.

Therefore, as shown in FIG. 11A, the fifth insulating film 7 formed on the side wall of the polysilicon film 41 is removed like the fifth embodiment. Next, as shown in FIG. 11B, a polysilicon film 42 is deposited on the whole surface. Thereafter, as shown in FIG. 11C, the polysilicon films 41 and 42 are removed by the CMP method, and the contact hole is plugged up by the polysilicon film 42. At this time, the silicon oxide film 3 functions as a stopper. The same effects as the fifth embodiment can be obtained in the present embodiment.

FIG. 12 shows ⁹seventh embodiment of the present invention, more specifically, a modification of the sixth embodiment. In the present embodiment, a ruthenium film 43, for example, is formed on the second insulating film 3, and a ruthenium film 44 is deposited on the whole surface. Next, in order to manufacture an electrode, the ruthenium film 44 is etched by using a predetermined pattern, and the ruthenium film 44 ~~as~~ ^{and} ~~well as~~ the ruthenium film 43 ^{is} ~~is~~ removed.

The film on the second insulating film 3 and the film deposited on the whole surface are made of

22

ruthenium. For this reason, when manufacturing an electrode, even if the pattern is slightly misaligned as shown in FIG. 12, no problem arises.

In addition, the material of the film on the second insulating film 3 is not limited to ruthenium, so a metallic film, for example, which is similar to the film 44 deposited on the whole surface may be used as long as the aforementioned conditions (1) and (2) are satisfied.

The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.